



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/552,701	04/19/2000	Shigemasa Haruhiko	1248-0497P-SP	3009		
7:	590 04/06/2004	EXAMI	EXAMINER			
Birch Stewart Kolasch & Birch LLP			PUENTE, EM	PUENTE, EMERSON C		
PO Box 747 Falls Church,	VA 22040-0747		ART UNIT	PAPER NUMBER		
			2113	19		
			DATE MAILED: 04/06/2004	1 - 1		

Please find below and/or attached an Office communication concerning this application or proceeding.

S

		Application No.		Applicant(s)					
Office Action Summary		09/552,701		HARUHIKO ET AL.					
		Examiner		Art Unit					
		Emerson C Pue		2113					
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover	sheet with the co	orrespondence addre	ess				
THE - External after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, howe y within the statutory min vill apply and will expire , cause the application to	over, may a reply be time imum of thirty (30) days SIX (6) MONTHS from to become ABANDONED	ely filed will be considered timely. he mailing date of this comm (35 U.S.C. § 133).	nunication.				
1)⊠	Responsive to communication(s) filed on 20 c	<u>lanuary 2004</u> .							
2a)⊠	This action is FINAL. 2b) ☐ Th	is action is non-fi	nal.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims									
4)	Claim(s) is/are pending in the application	on.							
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)[5) Claim(s) is/are allowed.								
6)⊠	6)⊠ Claim(s) <u>1,3-8 and 10-18</u> is/are rejected.								
7)	7) Claim(s) is/are objected to.								
8)[Claim(s) are subject to restriction and/o	r election require	ment.						
Applicati	on Papers								
9)[The specification is objected to by the Examine	r.							
10)[The drawing(s) filed on is/are: a)□ accep	oted or b)□ object	ed to by the Exan	niner.					
	Applicant may not request that any objection to the	e drawing(s) be hel	d in abeyance. Se	e 37 CFR 1.85(a).					
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.									
	If approved, corrected drawings are required in rep	•	cion.						
12)[]	The oath or declaration is objected to by the Ex	aminer.							
Priority ι	ınder 35 U.S.C. §§ 119 and 120								
13)	Acknowledgment is made of a claim for foreign	n priority under 35	U.S.C. § 119(a)	-(d) or (f).					
a)	☐ All b) ☐ Some * c) ☐ None of:								
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
* <u>c</u>	3. Copies of the certified copies of the prior application from the International Buse the attached detailed Office action for a list	reau (PCT Rule 1	7.2(a)).		age				
_	Acknowledgment is made of a claim for domesti		•		anlication)				
) The translation of the foreign language pro	-			plication).				
	Acknowledgment is made of a claim for domest	• •							
Attachmen	-								
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) _	4)		(PTO-413) Paper No(s). atent Application (PTO-1					
S. Patent and T	rademark Office ev. 04-01) Office Ad	ction Summary		Part of Pa	per No. 19				

Art Unit: 2113

DETAILED ACTION

Claims 1, 3-8, and 10-18 have been examined.

This action is made FINAL

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1,3-4, 6, 8, 10-11, and 13 are rejected under 35 U.S.C. §102(b) as being clearly anticipated by Japanese Patent No. 01-223586 of Omichi et al. referred hereinafter "Omichi".

In regards to claim 1, Omichi discloses a microcomputer having a built-in nonvolative memory including:

- a communication circuit for receiving a test program for a nonvolative memory for an external check system (see figure 1 and page 5); and
 - a RAM on which said test program is run (see item 5 figure 1 and page 9).
- a boot ROM comprising a control program for enabling receiving of said test program through said communication circuit in response to receiving a test command issued by the external check system and running of said test program on said RAM (see item 4 figure 1 and page 5 and 8).

In regards to claim 3, Omichi discloses a microcomputer having a built-in nonvolatile memory including:

- a nonvolatile memory (see item 4 figure 1);
- a boot ROM (see item 4 figure 1);
- a RAM (see item 5 figure 1);

Art Unit: 2113

a CPU for running a program stored in said boot ROM and RAM (see item 5 figure 1); and

a communication circuit for controlling a communication with a check system (see figure 1), said boot ROM having stored a control program(see page 5-6) for jobs of:

receiving a test program for said nonvolatile memory from said check system to be stored in said RAM at a test command issued from said check system (see page 7 and 9);

running said test program (see page 6); and sending a test result to said check system (see page 6)

In regards to claim 4, Omichi discloses a check system of a microcomputer having a built-in nonvolatile memory furnished with:

at least one external communication device connected to said microcomputer in such a manner so as to allow a communication in a one-to-one correspondence. Omichi discloses the microcomputer is mounted to a reader/writer (or host computer) and exchanges data with the reader/writer (see page 6);

each external communication device including,

a storage device having a stored a test program for a built-in nonvolatile memory in said microcomputer. Omichi indicates the storage of the operations test program in the testing device (see page 8), and

a communication microcomputer for sending said test program to said microcomputer. It would be inherent for the external device to have a communication microcomputer in order to establish a communication means with microcomputer, enabling it to send said test program to said microcomputer.

wherein said microcomputer includes a boot ROM comprising a control program for enabling receiving of said test program through said communication circuit in response to receiving a test command issued by the corresponding external communication device and running of said test program on said RAM (see item 4 figure 1 and page 5-8).

In regards to claim 6, Omichi discloses a check system of a microcomputer having a built-in nonvolatile memory furnished with an external communication device including:

Art Unit: 2113

a storage device having stored a test program for said microcomputer having a built-in nonvolatile memory. Omichi indicates the storage of the operations test program in the testing device (see page 8),

a communication control circuit for controlling a communication with said microcomputer. Omichi discloses sending of data blocks from the external device containing mode identification information to determine kind of processing, which constitutes controlling a communication with said microcomputer(see page 7).

a communication microcomputer for sending said test program to said microcomputer when checking the built-in nonvolatile memory therein. It would be inherent for the external device to have a communication microcomputer in order to establish a communication means with microcomputer, enabling it to send said test program to said microcomputer.

wherein said microcomputer includes a boot ROM comprising a control program for enabling receiving of said test program through said communication circuit in response to receiving a test command issued by the external communication device and running of said test program on said RAM (see item 4 figure 1 and page 5 and 7).

In regards to claim 8, Omichi discloses the an IC card packing a microcomputer having a built-in nonvolatile memory including:

a communication circuit for receiving a test program for a nonvolative memory for an external check system (see figure 1 and page 5); and

a RAM on which said test program is run (see item 5 figure 1 and page 9).

a boot ROM comprising a control program for enabling said receiving of said test program through said communication circuit in response to receiving a test command by the external check system and running of said test program on said RAM (see item 4 figure 1 and page 5-8).

In regards to claim 10, Omichi discloses an IC card packing a computer having a built-in nonvolatile memory including:

```
a nonvolatile memory (see item 4 figure 1);
a boot ROM (see item 4 figure 1);
a RAM (see item 5 figure 1);
```

Art Unit: 2113

a CPU for running a program stored in said boot ROM and RAM (see figure 1); and a communication circuit for controlling a communication with a check system (see figure 1),

said boot ROM having stored a control program (see page 5-6) for jobs of:

receiving a test program for said nonvolatile memory from said check system to be stored in said RAM in response to receiving a test command issued from said check system (see page 7 and 9);

running said test program (see page 6); and sending a test result to said check system (see page 6)

In regards to claim 11, Omichi discloses a check system of an IC card packing a microcomputer having a built-in nonvolatile memory furnished with:

at least one external communication device connected to said microcomputer packed in said IC card in such a manner so as to allow a communication in a one-to-one correspondence. Omichi discloses the IC card mounted to a reader/writer (or host computer) and exchanges data with the reader/writer (see page 6);

each external communication device including,

a storage device having a stored a test program for a built-in nonvolatile memory in said microcomputer. Omichi indicates the storage of the operations test program in the testing device (see page 8), and

a communication microcomputer for sending said test program to said IC card. It would be inherent for the external device to have a communication microcomputer in order to establish a communication means with IC card, enabling it to send said test program to said IC card.

wherein said microcomputer includes a boot ROM comprising a control program for enabling receiving of said test program through said communication circuit in response to receiving a test command by the corresponding external communication device and running of said test program on said RAM (see item 4 figure 1 and page 5-8).

In regards to claim 13, Omichi discloses a check system of an IC card packing a microcomputer having a built-in nonvolatile memory furnished with an external communication device including:

Art Unit: 2113

a storage device having stored a test program for a built-in nonvolatile memory in said microcomputer packed in said IC card. Omichi indicates the storage of the operations test program in the testing device (see page 8),

a communication control circuit for controlling a communication with said IC card. Omichi discloses sending of data blocks from the external device containing mode identification information to determine kind of processing, which constitutes controlling a communication with said IC card(see page 7).

a communication microcomputer for sending said test program to said IC card when checking the built-in nonvolatile memory therein. It would be inherent for the external device to have a communication microcomputer in order to establish a communication means with the IC card, enabling it to send said test program to said IC card.

wherein said microcomputer includes a boot ROM comprising a control program for enabling receiving of said test program through said communication circuit in response to receiving a test command by the corresponding external communication device and running of said test program on said RAM (see item 4 figure 1 and page 5-8).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 5,7,12, and 14-18 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Omichi in further view of US Patent No 5,818,848 of Lin et al. referred hereinafter "Lin".

In regards to claim 5 and 7, Omichi teaches all claimed subjected matter, as stated above, except a control computer, connected to a plurality of external communication devices, for intensively controlling a check-up of a plurality of microcomputers each having a built-in

Art Unit: 2113

nonvolatile memory and connected to said plurality of external communication devices, respectively.

However, Lin discloses a check system comprising of a control computer connected to a plurality of integrated circuits comprising of a test circuitry, for intensively control a check-up of a plurality of integrated circuits (see figure 2 and column 2 lines 21-25 and column 4 lines 60-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Omichi and to incorporate a check system including a control computer, connected to a plurality of external communication devices, for intensively controlling a check-up of a plurality of microcomputers each having a built-in nonvolatile memory and connected to said plurality of external communication devices, respectively. A person of ordinary skill in the art would have been motivated to make the modification to Omichi because Omichi discloses the testing of microcomputers and having a control computer, connected to a plurality of integrated circuits or external communication devices which are connected to a corresponding microcomputer, as per teaching of Lin, would provide for an more efficient means of testing of microcomputers.

In regards to claim 12 and 14, Omichi teaches all claimed subjected matter, as stated above, except a control computer, connected to a plurality of external communication devices, for intensively controlling a check-up of a plurality of IC cards connected to said plurality of external communication devices, respectively.

However, Lin discloses a check system which comprises a control computer connected to a plurality of integrated circuits comprising of a test circuitry, for intensively control a check-up of a plurality of integrated circuits (see figure 2 and column 2 lines 21-25 and column 4 lines 60-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Omichi and to incorporate a check system including a control computer, connected to a plurality of external communication devices, for intensively controlling a check-up of a plurality of IC cards connected to said plurality of external communication devices, respectively. A person of ordinary skill in the art would have been motivated to make the modification to Omichi because Omichi discloses the testing of an IC card

Art Unit: 2113

and having a control computer, connected to a plurality of integrated circuits or external communication devices which are connected to a corresponding IC card, as per teaching of Lin, would provide for an more efficient means of testing of IC cards.

In regards to claim 15 and 16, Omichi teaches all claimed subjected matter, as stated above, except a plurality of microcomputers each having a built-in volatile memory, and wherein said check system comprises a control computer connected to a plurality of external communication devices, for intensively controlling a check-up of said plurality of microcomputers each connected to said plurality of external communication devices, respectively

However, Lin discloses a check system which comprises a control computer connected to a plurality of external communication devices comprising of a test circuitry, for intensively control a check-up of said microcomputers (see figure 2 and column 2 lines 21-25 and column 4 lines 60-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teaching of Omichi and to incorporate a check system including a control computer, connected to a plurality of external communication devices, for intensively controlling a check-up of a plurality of IC cards connected to said plurality of external communication devices, respectively. A person of ordinary skill in the art would have been motivated to make the modification to Omichi because Omichi discloses the testing of an IC card and having a control computer, connected to a plurality of integrated circuits or external communication devices which are connected to a corresponding IC card, as per teaching of Lin, would provide for an more efficient means of testing of IC cards.

Furthermore, Omichi discloses a microcomputer including a boot ROM comprising a control program for enabling receiving of said test program through a communication circuit and running of said test program on said RAM (see page 5-9), and Lin discloses testing a plurality of integrated circuits or microcomputers in response to receiving test commands issued by the control computer (see figure 2 and column 2 lines 21-25 and column 4 lines 60-67), thus indicating each of said plurality of microcomputers including a boot ROM comprising a control program for enabling receiving of said test program through a communication circuit in response

Art Unit: 2113

to receiving a test command issued by the control computer and running of said test program on said RAM.

In regards to claim 17 and 18, Omichi discloses a microcomputer including a boot ROM comprising a control program for enabling receiving of said test program through a communication circuit and running of said test program on said RAM (see page 5-9), and Lin discloses testing a plurality of integrated circuits or microcomputers in response to receiving test commands issued by the control computer (see figure 2 and column 2 lines 21-25 and column 4 lines 60-67), thus indicating each of said plurality of microcomputers including a boot ROM comprising a control program for enabling receiving of said test program through a communication circuit in response to receiving a test command issued by the control computer and running of said test program on said RAM.

Response to Amendment

Applicant's arguments filed January 20, 2004 fully considered but they are not deemed to be persuasive.

In regards to applicant's argument that "Omichi fails to teach or suggest the claimed ROM comprising a control program for enabling receiving of the test program through a communication circuit in response to receiving a test command issued by the external test system", examiner respectfully disagrees.

Omichi teaches if a mode identification information of the data block being transmitted for the testing device (IC card reader/writer or external test system) shows the storage of the operation test program, the test program writing means is started by the identification means and the test program writing means receives the data existing in the data block transmitted from the testing device via the identification means and sequentially writes the data into an operation test program area in the RAM (see page 8), thus indicating receiving of the test program through a communication circuit in response to receiving a test command issued by the external test system". Examiner maintains rejection.

In response to applicant's arguments regarding claim 5,7,12, and 14 against the references individually, one cannot show nonobviousness by attacking references individually where the

Page 10

Art Unit: 2113

rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Omichi discloses the a boot ROM comprising a control program for enabling receiving of said test program through a communication circuit in response to receiving a test command issued by the external check system and Lin discloses the teaching of testing the plurality of integrated circuits microcomputers with a control computer, thus indicating the limitations set forth. Examiner maintains rejection.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emerson C Puente whose telephone number is (703) 305-8012. The examiner can normally be reached on 8-5 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 306-5631.

Emerson Puente 4/1/04

ROBERT REAUSOLIEL
SUPPLIES AND A SERVICE MAINER
TEURNOLOGY CENTER 2100